列一下9月的两篇 JSSC 论文

A 60 dB SNDR 35MS/s SAR ADC With Comparator-Noise-Based Stochastic Residue Estimation

利用比较器噪声的随机分布特性来实现的设计

An Embedded 65 nm CMOS Remote Temperature Sensor With Digital Beta Correction and Series Resistance Cancellation Achieving an Inaccuracy of 0.4 C (3 ) From 40 C to 130 C

关于 remote junction temperature sensor 的设计，数字补偿方法，串联电阻和噪声等的消除

A 26 W 97%-Efficiency Fast-Settling Dimmable LED Driver With Dual-nMOS-Sensing Based Glitch-Tolerant Synchronous Current Control for High-Brightness Solid-State Lighting Applications

具体关于glitch-tolerant synchronous current control 的方法

简单列一下八月份的 JSSC 的几篇论文

A 5.8 nW CMOS Wake-Up Timer for Ultra-Low-Power Wireless Applications

采用 constant charge subtraction 结构以使用低功耗的钟控比较器

Integrated 105 dB SNR, 0.0031% THD+N Class-D Audio Amplifier With Global Feedback and Digital Control in 55 nm CMOS

主要考虑以数字方式实现的 loop filter 的结构

A Micro-Power Two-Step Incremental Analog-to-Digital Converter

以2阶 Incremental ADC 结构实现的3阶的SNR性能

Conductance Modulation Techniques in Switched-Capacitor DC-DC Converter for Maximum-Efficiency Tracking and Ripple Mitigation in 22 nm Tri-Gate CMOS

在 hysteretic control 结构中对开关尺寸的 scaling 的方法

列一下7月的两篇 JSSC 论文

Area Efficient Integrated Gate Drivers Based on High-Voltage Charge Storing

具体的 gate driver 的电压的 bootstrap 的结构

A 12 b 53 mW 195 MS/s Pipeline ADC with 82 dB SFDR Using Split-ADC Calibration

对 residue amplifier 的 settling error 的 calibration 方法

A 600 μA 32 kHz Input 960 MHz Output CP-PLL With 530 ps Integrated Jitter in 28 nm FD-SOI Process

采用 Dual-loop filter 对 resistor noise 的改善